

QUERY CONTROL FORM		RTIS USE ONLY	
Application No. <u>091897, 158</u>	Prepared by <u>NH</u>	Tracking Number <u>05903949</u>	
Examiner-GAU <u>Wille-2814</u>	Date <u>3-17-4</u>	Week Date <u>02/16/04</u>	
	No. of queries <u>2</u>	IFW	

JACKET			
a. Serial No.	f. Foreign Priority	k. Print Claim(s)	p. PTO-1449
b. Applicant(s)	g. Disclaimer	l. Print Fig.	q. PTOL-85b
c. Continuing Data	h. Microfiche Appendix	m. Searched Column	r. Abstract
d. PCT	i. Title	n. PTO-270/328	s. Sheets/Figs
e. Domestic Priority	j. Claims Allowed	o. PTO-892	t. Other

SPECIFICATION	MESSAGE
a. Page Missing	<p>① Claims 3-4 (originally claims 7 and 8, respectively) depends on claim 7 (originally claim 6. Please Advise And correct claim dependency.</p> <p>② Claim 6 (now claim 7) depends on claim 11. Please Advise And correct claim dependency.</p>
b. Text Continuity	
c. Holes through Data	
d. Other Missing Text	
e. Illegible Text	
f. Duplicate Text	
g. Brief Description	
h. Sequence Listing	
i. Appendix	
j. Amendments	
k. Other	
<b>CLAIMS</b>	
a. Claim(s) Missing	
b. Improper Dependency	
c. Duplicate Numbers	
d. Incorrect Numbering	
e. Index Disagrees	
f. Punctuation	
g. Amendments	
h. Bracketing	
i. Missing Text	
j. Duplicate Text	
k. Other	
	<p>Thank you</p> <p>initials NH</p>
	<b>RESPONSE</b>
	Index corrected.
	CLMPTO supplied (best available copy) with claims & dependences renumbered according to index.
	initials JBH

ISSUE SLIP STAPLE AREA (for additional cross references)

POSITION	INITIALS	ID NO.	DATE
FEE DETERMINATION			
O.I.P.E. CLASSIFIER		15	7/1/01
FORMALITY REVIEW	by	1122	08/21/01
RESPONSE FORMALITY REVIEW			

INDEX OF CLAIMS

✓ ..... Rejected      N ..... Non-elected  
 = ..... Allowed      I ..... Interference  
 - (Through numeral) ... Canceled      A ..... Appeal  
 + ..... Restricted      O ..... Objected

Claim	Date
Final Original	
1	8
2	03
3	03
4	03
5	03
6	03
7	03
8	03
9	03
10	03
11	03
12	03
13	03
14	03
15	03
16	03
17	03
18	03
19	03
20	03
21	03
22	03
23	03
24	03
25	03
26	03
27	03
28	03
29	03
30	03
31	03
32	03
33	03
34	03
35	03
36	03
37	03
38	03
39	03
40	03
41	03
42	03
43	03
44	03
45	03
46	03
47	03
48	03
49	03
50	03

Claim	Date
Final Original	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

Claim	Date
Final Original	
101	
102	
103	
104	
105	
106	
107	
108	
109	
110	
111	
112	
113	
114	
115	
116	
117	
118	
119	
120	
121	
122	
123	
124	
125	
126	
127	
128	
129	
130	
131	
132	
133	
134	
135	
136	
137	
138	
139	
140	
141	
142	
143	
144	
145	
146	
147	
148	
149	
150	

If more than 150 claims or 10 actions  
staple additional sheet here

(LEFT INSIDE)

569  
8/21/01

<sup>1</sup>/<sub>1</sub> (Amended) A method of creating a hybridized chip combining a top active optical device chip, having a substrate including a first side and active device contacts on top active devices located on the first side, the top active optical devices also being on the first side, with an electronic chip having electronic chip contacts, when at least some of the active device contacts are not aligned with at least some of the electronic chip contacts when the top active optical

device chip and the electronic chip are superimposed, each of the at least some active device contacts having an electrically corresponding electronic chip contact, the method comprising:

attaching a carrier to the top active optical device;

creating sidewalls defining openings in the substrate extending from the active device contacts on the first side through the substrate to a bottom side of the substrate opposite the first side at points on the bottom side substantially coincident with the active device contacts on the top side;

making the sidewalls electrically conductive to form electrically conductive paths from the active device contacts to the points; and

connecting the points to locations correspondingly aligned with the at least some electronic chip contacts with an electrically conductive material located on the bottom side of the active optical device chip.

<sup>2</sup>/<sub>5</sub> (Amended) The method of claim <sup>1</sup>/<sub>1</sub> further comprising:

removing the carrier after the connecting.

<sup>5</sup>/<sub>2</sub> (Amended) The method of claim <sup>1</sup>/<sub>1</sub> <sup>3</sup>/<sub>2</sub> <sup>4</sup>/<sub>2</sub> <sup>4</sup>/<sub>2</sub> wherein the connecting comprises: patterning traces between the points and the locations correspondingly aligned with the at least some electronic chip contacts, and making the traces electrically conductive.

~~6~~<sup>6</sup> (Amended) The method of claim ~~5~~<sup>5</sup> wherein the patterning traces comprises:  
 patterning at least some of the traces on the substrate and at least some other of the traces  
 on the electronic chip.

**BEST AVAILABLE COPY**

~~7~~<sup>7</sup> (Amended) The method of claim ~~5~~<sup>5</sup> wherein the patterning traces further comprises:  
 patterning traces on the electronic chip.

~~8~~<sup>10</sup> (Amended) A method of creating a hybridized chip combining a top active optical  
 device chip, having a substrate including a first side and active device contacts on top active  
 devices located on the first side, the top active optical devices also being on the first side, with an  
 electronic chip having electronic chip contacts, when at least some of the active device contacts  
 are not aligned with at least some of the electronic chip contacts when the top active optical  
 device chip and the electronic chip are superimposed, each of the at least some active device  
 contacts having an electrically corresponding electronic chip contact, the method comprising:  
 thinning the substrate;  
 creating sidewalls defining openings in the substrate extending from the active device  
 contacts on the first side through the substrate to a bottom side of the substrate opposite the first  
 side at points on the bottom side substantially coincident with the active device contacts on the  
 top side;  
 making the sidewalls electrically conductive to form electrically conductive paths from the  
 active device contacts to the points; and  
 connecting the points to locations correspondingly aligned with the at least some electronic  
 chip contacts with an electrically conductive material located on the bottom side of the active  
 optical device chip.

~~6/16~~ (Amended) A method of creating a hybridized chip combining a top active optical device chip, having a substrate including a first side and active device contacts on top active devices located on the first side, the top active optical devices also being on the first side, with an electronic chip having electronic chip contacts, when at least some of the active device contacts are not aligned with at least some of the electronic chip contacts when the top active optical device chip and the electronic chip are superimposed, each of the at least some active device contacts having an electrically corresponding electronic chip contact, the method comprising:

attaching a carrier having a thickness greater than a minimum lasing thickness over the top active device;

creating sidewalls defining openings in the substrate extending from the active device contacts on the first side through the substrate to a bottom side of the substrate opposite the first side at points on the bottom side substantially coincident with the active device contacts on the top side;

making the sidewalls electrically conductive to form electrically conductive paths from the active device contacts to the points; and

connecting the points to locations correspondingly aligned with the at least some electronic chip contacts with an electrically conductive material located on the bottom side of the active optical device chip.

---

~~14~~  
~~11~~

~~13~~  
~~10~~

The method of claim ~~10~~ further comprising:

patterning access ways in the carrier and applying an anti-reflection coating to the carrier.

(Amended) A hybridized chip comprising:

at least one top active optical device coupled to an electronic chip, the hybridized chip  
1-16 ~~1-16~~  
having been created using the method of one of claims ~~1-16~~.

**BEST AVAILABLE COPY**

~~19~~ <sup>3</sup> 20 The method of claim ~~3~~ <sup>2</sup> further comprising:  
thinning the substrate.

~~18~~ <sup>4</sup> 21 The method of claim ~~4~~ <sup>1</sup> further comprising:  
thinning the substrate.

BEST AVAILABLE COPY



<sup>6</sup>  
~~22.~~ The method of claim ~~19, 20 or 21~~<sup>2, 3, 4</sup> further comprising attaching a carrier having a thickness greater than a minimum lasing thickness over the top active device.

<sup>9</sup>  
~~23.~~ The method of claim ~~24~~<sup>8</sup> further comprising:  
patterning access ways in the carrier and applying an anti-reflection coating to the carrier.

*General*  
<sup>11</sup>  
~~24.~~ The method of claim ~~8~~<sup>10</sup> further comprising attaching a carrier having a thickness greater than a minimum lasing thickness over the top active device.

<sup>12</sup>  
~~25.~~ The method of claim ~~26~~<sup>28 11</sup> further comprising:  
patterning access ways in the carrier and applying an anti-reflection coating to the carrier.

<sup>15</sup>  
~~26.~~ The method of claim ~~11, 12, 13, 14, 3, 4, 11, 12~~<sup>1, 2, 10, 13, 14, 3, 4, 11, 12</sup> wherein the making the sidewalls electrically conductive comprises:  
filling at least some of the openings with an electrically conductive material.

<sup>16</sup>  
~~27.~~ The method of claim ~~11, 12, 13, 14, 3, 4, 11, 12~~<sup>1, 2, 10, 13, 14, 3, 4, 11, 12</sup> wherein the making the sidewalls electrically conductive comprises:  
depositing an electrically conductive material on at least some of the sidewalls.--